مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: FPGA Routing Structure: A Novel Switch Block and Depopulated Interconnect Matrix Architecture
نوع فایل: پایان نامه
سال انتشار: 1998
چکیده:

Field-Programmable Gate Arrays (FPGAs) are integrated circuits which can be programmed to implement virtually any digital circuit. This programmability provides a low-risk, low-turnaround time option for implementing digital circuits. This programmability comes at a cost, however. Typically, circuits implemented on FPGAs are three times as slow and have only one tenth the density of circuits implemented using more conventional techniques. Much of this area and speed penalty is due to the programmable routing structures contained in the FPGA. By optimizing these routing structures, significant performance and density improvements are possible. In this thesis, we focus on the optimization of two of these routing structures. First, we focus on a switch block, which is a programmable switch connecting fixed routing tracks. A typical FPGA contains several hundred switch blocks; thus optimization of these blocks is very important. We present a novel switch block that, when used in a realistic FPGA architecture, is more efficient than all previously proposed switch blocks. Through experiments, we show that the new switch block results in up to 13% fewer transistors in the routing fabric compared to the best previous switch block architectures, with virtually no effect on the speed of the FPGA. Second, we focus on the logic block Interconnect Matrix, which is a programmable switch connecting logic elements. We show that we can create smaller, faster Interconnect Matrix by removing switches from the matrix. We also show, however, that removing switches in this way places additional constraints on the other FPGA routing structures. Through experiments, we show that, after compensating for the reduced flexibility of the Interconnect Matrix, the overall effect on the FPGA density and speed is negligible

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Portable and Scalable FPGA-Based Acceleration of a Direct Linear System Solver
نوع فایل: پایان نامه
سال انتشار: 2008
چکیده:

FPGAs are becoming an attractive platform for accelerating many computations including scientific applications. However, their adoption has been limited by the large development cost and short life span of FPGA designs. We believe that FPGA-based scientific computation would become far more practical if there were hardware libraries that were portable to any FPGA with performance that could scale with the resources of the FPGA. To illustrate this idea we have implemented one common supercomputing function: the LU factorization method for solving linear systems. This dissertation discusses issues in making the design both portable and scalable. The design is automatically generated to match the FPGA's capabilities and external memory through the use of parameters. We compared the performance of the design on the FPGA to a single processor core and found that it performs 2.2 times faster, and that the energy dissipated per computation is 5 times less

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: The LINPACK Benchmark on a Multi-Core Multi-FPGA System
نوع فایل: پایان نامه
سال انتشار: 2008
چکیده:

The LINPACK Benchmark is used to rank the most powerful computers in the world. This thesis is an implementation of the benchmark on a multi-FPGA system to see how the performance compares to the processor-based implementation. TMD-MPI is the MPI implementation used to parallelize the software portion of the algorithm while the TMD-MPE provides the same functionality for the hardware engines. Results show that, when using small sets of data, one FPGA can provide a speedup of 1.94 over a high-end processor running the LINPACK Benchmark with Level 1 BLAS. However, there is still opportunity to do better, especially when scaling to larger systems

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: FPGA-Accelerated Pattern Matching over Streams of Events
نوع فایل: پایان نامه
سال انتشار: 2009
چکیده:

High performance computing, for example as required in the financial sector, is constantly confronted with growing data volumes and an increasing need for fast results. Due to their highly parallel nature and despite their lower clock frequencies, field-programmable gate arrays (FPGAs) can outperform conventional CPUs on certain tasks. One such task with significant potential for FPGA acceleration is pattern matching with regular expressions. In this thesis we investigate different techniques for implementing regular expression engines on the FPGA. We begin with the most common application of regular expressions, namely pattern matching in texts, e.g. as can be performed by grep --the popular Unix text search utility. Later we generalize the problem of matching patterns in texts to pattern matching in streams of items that can have arbitrary data types. As an example application, we employ our regular expression engines to do click stream analysis on a network stream. For specifying such general purpose regular expression engines, we use a declarative language that combines elements from stream processing languages with the widely recognized core syntax of regular expressions. Finally, we have developed a compiler that can translate the aforementioned language into actual circuit specifications, e.g. VHDL code, that can be used to configure an FPGA with the desired pattern matching engine

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Realization of a Sigma-Delta Modulator on FPGA
نوع فایل: پایان نامه
سال انتشار: 1999
چکیده:

Ericsson Microwave Systems develops radar systems also for military applications. In these environments high radar resolution and long range are desired, thus high demands must be met by the generated and transmitted radar signal. In this Bachelor thesis the design of sigma-delta modulators for use in one bit waveform generators are described. A theoretical model for an eight-order sigma-delta modulator has been developed and simulated in Matlab. A hardware description has been made in VHDL for realization in FPGA. Simulations of the VHDL-code and the Matlab-code gave identical results. The VHDL code was simulated and synthesized in Synopsis environment, which resulted in 670 clb. The design was downloaded into a FPGA, type XC4028EX, and the output was identical with the Matlab and VHDL simulations, thus proving the theory

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Design and FPGA Implementation of the SCAN Encryption Algorithm
نوع فایل: پایان نامه
سال انتشار: 2003
چکیده:

Encryption, the conversion of information into code, which is intelligible only for an authorized receiver, has intrigued men since ancient times. Historically, cryptographic techniques have been developed for diplomatic or military applications but today they can be found everywhere in private and public sectors where confidential information is crucial. The first system of military cryptography was the “skytale”, invented by the Spartans as early as the fifth century B.C [1]. The secret message was on the parchment down the length of the skytale. The parchment is then unwound and send on its way, where it can only be read if it is wrapped around a baton of the same thickness as the first

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Optimizing Combinational Circuits for FPGAs using Genetic Programming
نوع فایل: پایان نامه
سال انتشار: 2010
چکیده:

Although the synthesis of various hardware description languages for FPGA platforms is an intensely researched topic, the techniques for automatically inferring and instantiating components from a library of built-in, complex, flexible hard blocks in a given circuit are only poorly developed. In this thesis, I present a heuristic, non-deterministic algorithm to solve this problem using genetic programming, which is a subtype of evolutionary algorithms. Individual circuits are mutated using semantics-preserving transformation rules, which employ logical and arithmetic equivalences. In order to demonstrate the viability and effectiveness of this approach, I implemented and evaluated it using various inputs and configurations. The results as well as implementation details and design decisions are documented in this thesis

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Wavelet Transform Based Adaptive Image Compression on FPGA
نوع فایل: پایان نامه
سال انتشار: 1996
چکیده:

Image processing systems can encode raw images with different degrees of precision, achieving varying levels of compression. Different encoders with different compression ratios can be built and used for different applications. The need to dynamically adjust the compression ratio of the encoder arises in many applications. One example involves the real-time transmission of encoded data over a packet switched network. To suitably adapt the encoder to varying compression requirements, adaptive adjustments of the compression parameters are required. This involves reconfiguring the encoder in an efficient manner. Our approach exploits the reconfigurable nature of Field Programmable Gate Arrays (FPGA), to adapt the encoder to the varying requirements in real time. A Wavelet transform based image compression scheme is implemented for encoding gray-scale frames of 512 by 512 pixels on FPGAs. By varying the zero thresholds, the encoder can achieve varying compression levels. The complete design of the encoder on FPGA is presented. Implementation details of the individual blocks are discussed in great detail. Finally, results from testing are reported and discussed

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Image Wavelet Compression Implementation using a Run-Time Reconfigurable Custom Computing Machine
نوع فایل: پایان نامه
سال انتشار: 2000
چکیده:

This thesis presents the design and implementation of the Image Wavelet Compression (IWC) algorithm on Field Programmable Gate Arrays (FPGAs) by using the run-time reconfigurable custom computing machine design tool Janus. The four routines implementing the IWC are discussed. The structure of Janus is introduced and the IWC implementation design framework to use Janus structure is described in detail. The Janus hardware circuit design model, which has been used in the IWC implementation, is demonstrated here. The hardware implementation results are presented and analyzed, focusing on reconfiguration and computing time. Future research areas are suggested to improve the Janus tool

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Design and Implementation of an FPGA-based Soft-Radio Receiver Utilizing Adaptive Tracking
نوع فایل: پایان نامه
سال انتشار: 2000
چکیده:

The wireless market of the future will demand inexpensive hardware, expandability, interoperability, and the implementation of advanced signal processing functions --i.e. a software radio. Configurable computing machines are often ideal software radio platforms. In particular, the Stallion reconfigurable processor’s efficient hardware reuse and scalability fulfill these, radio’s demands. The advantages of Stallion-based design inspired an FPGA-based software radio --the proto-Stallion receiver. This thesis introduces the proto-Stallion architecture and details its implementation on the SLAAC-1V FPGA platform. Although this thesis presents a specific radio implementation, this architecture is flexible; it can support a variety of applications within its fixed framework. This implemented single-user DS-CDMA receiver utilizes an LMS adaptive filter that can combat MAI and constructively combine multipath; most notably, this receiver employs an adaptive tracking algorithm that harnesses the LMS algorithm to maintain symbol synchronization. The proto-Stallion receiver demonstrates the dependence of adaptive tracking on channel noise; the algorithm requires significant noise levels to maintain synchronization

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Fast Place and Route Approaches for FPGAs
نوع فایل: پایان نامه
سال انتشار: 1999
چکیده:

With recent advances in silicon device technology, a new branch of computer architecture, reconfigurable computing, has emerged. While this computing domain holds the promise of exceptional fine-grained parallel performance, the amount of time required to compile a program to a reconfigurable computing platform can be prohibitive for many applications. A large portion of this compile time is typically spent performing device layout for field-programmable gate arrays (FPGAs), the core hardware components of most reconfigurable computing systems. In this thesis, an new integrated floorplanning and routing system for FPGAs, called Frontier, is detailed. This system has been designed to optimize FPGA layout time at the cost of modest increases in device logic and routing resources. Experimental results are presented which demonstrate an order of magnitude speedup over traditional layout approaches for an island-style FPGA architecture. A key part of the Frontier system is a depth-first router that significantly reduces the search space required for FPGA routing and leads to decreased run time when compared to a traditional, breadthfirst maze router. In the thesis, it is shown that for the depth-first case, the sparse nature of planar switchboxes, found in many island-style architectures, necessitates an additional localized search near net inputs, called domain negotiation, to aid in directing the route of each design net onto a set of routing resources most likely to lead to a successful route. This router is tightly coupled with a macro-based floorplanner based on hierarchical, slicing approaches. The floorplanner takes advantage of a set of pre-placed and pre-routed macro-blocks that are commonly found in a broad range of computing applications. The depth-first router can be used to rapidly identify congestion in the floorplan and drive a feedback-driven placement relaxation phase. The use of an FPGA floorplanner provides an opportunity to evaluate techniques that isolate intra-macro routing from inter-macro connectivity in ways typically found in ASIC design styles. By following this design style, macro-sized pieces of a user design layout may be replaced without the need to re-place or re-route significant portions of the design

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: A Tutorial on FPGA Routing
نوع فایل: Survey
سال انتشار: --
چکیده:

Routing is an important step of the process as most of the FPGA’s area is devoted to the interconnect [21], and the interconnection delays are greater than the logic delays of the designed circuit. Therefore an efficient routing algorithm tries to reduce the total wiring area and the lengths of critical-path nets to improve the performance of the circuit; and for this, the router needs the interconnect information of the target FPGA architecture. This means that the problem of routing is architecture dependent and therefore the number of routers needed to route FGPAs is as varied as FPGA architectures there are in the market

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: Embedded Pattern Recognition with FPGAs
نوع فایل: پایان نامه
سال انتشار: 2009
چکیده:

Field programmable gate arrays (FPGAs) are becoming increasingly prevalent in embedded digital signal processing applications. Faster clock speeds (now at 500 MHz), greater logic density, and dedicated embedded DSP hardware blocks are facilitating signal processing performance up to 1000 times faster than modern microprocessors. Improved computer aided design tools are allowing logic designers to implement ever more complex algorithms in field programmable logic. This thesis will present the design and implementation details of a pattern classification algorithm specifically tuned for implementation in an FPGA's reconfigurable fabric. The reconfigurable solution presented compares favorably with a desktop PC based implementation when considering classification throughput. Additionally, the FPGA based system has power and space requirements roughly two orders of magnitude smaller than the PC, thus making it a more suitable candidate for embedded applications.

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: JHDLBits: An Open-Source Model for FPGA Design Automation
نوع فایل: پایان نامه
سال انتشار: 2004
چکیده:

Today’s Field Programmable Gate Array (FPGA) research community could use an extensible tool flow enabling designers to examine new algorithms and new methods of interacting with FPGA configurations. One such flow is JHDLBits, which integrates two prominent FPGA design environments: JHDL and JBits. JHDLBits offers the low-level access and control provided by JBits with the high-level structural circuit design of JHDL. Furthermore, the JHDLBits flow provides greater control of resource manipulation, placement, and routing, and gives researchers a sandbox to explore advanced interactions with FPGA configurations. This thesis presents the overall architecture of the open-source JHDLBits project. Details are provided on how the core components – JHDL, JBits3 for Virtex-II, the ADB connectivity database, and VTsim, a Virtex-II device simulator – are linked together to provide an integrated design environment. Strategies and philosophies of the open source movement are also examined to successfully establish the support for and involvement of the FPGA research community throughout the JHDLBits open source endeavor

[hess]

پاسخ : مقالات علمی معتبر , پایان نامه ها و eBook های مربوط به FPGA

سلام ..

نام: A High-Speed Iterative Closest Point Tracker on an FPGA Platform
نوع فایل: پایان نامه
سال انتشار: 2008
چکیده:

The Iterative Closest Point (ICP) algorithm is one of the most commonly used range image processing methods. However, slow operational speeds and high input bandwidths limit the use of ICP in high-speed real-time applications. This thesis presents and examines a novel hardware implementation of a high-speed ICP object tracking system that uses stereo vision disparities as input. Although software ICP trackers already exist, this innovative hardware tracker utilizes the efficiencies of custom hardware processing, thus enabling faster high-speed real-time tracking. A custom hardware design has been implemented in an FPGA to handle the inherent bottlenecks that result from the large input and processing bandwidths of the range data. The hardware ICP design consists of four stages: Pre-filter, Transform, Nearest Neighbor, and Transform Recovery. This custom hardware has been implemented and tested on various objects, using both software simulation and hardware tests. Results indicate that the tracker is able to successfully track free-form objects at over 200 frames-per-second along arbitrary paths. Tracking errors are low, in spite of substantial noisy stereo input. The tracker is able to track stationary paths within 0.42 mm and 1.42 degrees, linear paths within 1.57 mm and 2.80 degrees, and rotational paths within 0.39 degrees axis error. With further degraded data by occlusion, the tracker is able to handle 60% occlusion beforea slow decline in performance. The high-speed hardware implementation (that uses 16 parallel nearest neighbor circuits), is more than five times faster than the software K-D tree implementation. This tracker has been designed as the hardware component of `FastTrack', a high frame rate, stereo vision tracking system, that will provide a known object's pose in real-time at 200 frames per second. This hardware ICP tracker is compact, lightweight, has low power requirements, and is integratable with the stereo sensor and stereo extraction components of the `FastTrack' system on a single FPGA platform. High-speed object tracking is useful for many innovative applications, including advanced spaced-based robotics. Because of this project's success, the `FastTrack' system will be able to aid in performing in-orbit, automated, remote satellite recovery for maintenance